328 search results - page 8 / 66 » Improving Performance of Small On-Chip Instruction Caches |
161
click to vote
ISCA
1995
IEEE
15 years 10 months ago
1995
IEEE
Previous research has shown that the SPEC benchmarks achieve low miss ratios in relatively small instruction caches. This paper presents evidence that current software-development...
148
click to vote
IPPS
2007
IEEE
16 years 27 days ago
2007
IEEE
This paper explores the correlation of instruction counts and cache misses to runtime performance for a large family of divide and conquer algorithms to compute the Walsh–Hadama...
150
click to vote
FPL
2007
Springer
16 years 23 days ago
2007
Springer
In this paper, we present a shared instruction and data memory controller for the On-Chip Memory (OCM) bus of the PowerPC embedded in the Virtex-4 chip. The traditional design of ...
148
click to vote
DATE
2007
IEEE
16 years 28 days ago
2007
IEEE
We introduce a new non-intrusive on-chip cache-tuning hardware module capable of accurately predicting the best configuration of a configurable cache for an executing application....
197
click to vote
IPCCC
2006
IEEE
16 years 19 days ago
2006
IEEE
Low power has been considered as an important issue in instruction cache (I-cache) designs. Several studies have shown that the I-cache can be tuned to reduce power. These techniq...