63 search results - page 4 / 13 » Improving Power and Data Efficiency with Threaded Memory Mod... |
189
click to vote
EUROSYS
2007
ACM
16 years 3 months ago
2007
ACM
The major chip manufacturers have all introduced chip multiprocessing (CMP) and simultaneous multithreading (SMT) technology into their processing units. As a result, even low-end...
167
click to vote
CLUSTER
2004
IEEE
15 years 10 months ago
2004
IEEE
Scientific applications often need to access remote file systems. Because of slow networks and large data size, however, remote I/O can become an even more serious performance bot...
163
Voted
VLSID
2002
IEEE
16 years 6 months ago
2002
IEEE
With the increased use of embedded/portable devices such as smart cellular phones, pagers, PDAs, hand-held computers, and CD players, improving energy efficiency is becoming a cri...
197
click to vote
ASPLOS
2010
ACM
15 years 9 months ago
2010
ACM
Power consumption and DRAM latencies are serious concerns in modern chip-multiprocessor (CMP or multi-core) based compute systems. The management of the DRAM row buffer can signif...
181
Voted
NOCS
2007
IEEE
16 years 18 days ago
2007
IEEE
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...