Sciweavers

1045 search results - page 14 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
JIRS
2007
108views more  JIRS 2007»
15 years 6 months ago
Task-based Hardware Reconfiguration in Mobile Robots Using FPGAs
This paper presents a methodology for the realization of intelligent, task-based reconfiguration of the computational hardware for mobile robot applications. Task requirements are ...
Sesh Commuri, V. Tadigotla, L. Sliger
FPGA
2000
ACM
128views FPGA» more  FPGA 2000»
15 years 10 months ago
Factoring large numbers with programmable hardware
The fastest known algorithms for factoring large numbers share a core sieving technique. The sieving cores find numbers that are completely factored over a prime base set raised t...
Hea Joung Kim, William H. Mangione-Smith
TRETS
2010
109views more  TRETS 2010»
15 years 1 months ago
Improving the Robustness of Ring Oscillator TRNGs
A ring oscillator based true-random number generator design (Rings design) was introduced in [1]. The design was rigorously analyzed under a mathematical model and its performance...
Sang-Kyung Yoo, Deniz Karakoyunlu, Berk Birand, Be...
CHES
2009
Springer
162views Cryptology» more  CHES 2009»
16 years 7 months ago
Hardware Accelerator for the Tate Pairing in Characteristic Three Based on Karatsuba-Ofman Multipliers
Abstract. This paper is devoted to the design of fast parallel accelerators for the cryptographic Tate pairing in characteristic three over supersingular elliptic curves. We propos...
Jean-Luc Beuchat, Jérémie Detrey, Ni...
DATE
2006
IEEE
195views Hardware» more  DATE 2006»
16 years 16 days ago
Application specific instruction processor based implementation of a GNSS receiver on an FPGA
In this paper the concept of a reconfigurable hardware macro to be used as a generic building block in lowpower, low-cost SoC for multioperable GNSS positioning is described, feat...
Götz Kappen, Tobias G. Noll