Sciweavers

    3522 search results - page 34 / 705
    » Incremental physical design
    Sort
    View
    GLVLSI
    1999
    IEEE
    89views VLSI» more  GLVLSI 1999»
    ICE: Incremental 3-Dimensional Capacitance and Resistance Extraction for an Iterative Design Environment
    15 years 11 months ago
    ICE: Incremental 3-Dimensional Capacitance and Resistance Extraction for an Iterative Design Environment
    Download  www.cecs.uci.edu
    Yanhong Yuan, Prithviraj Banerjee
    claim paper
    Read More »
    CHARME
    1999
    Springer
    61views Hardware» more  CHARME 1999»
    A Systematic Incrementalization Technique and Its Application to Hardware Design
    15 years 11 months ago
    A Systematic Incrementalization Technique and Its Application to Hardware Design
    Download  www.cs.indiana.edu
    Steven D. Johnson, Yanhong A. Liu, Yuchen Zhang
    claim paper
    Read More »
    ECAI
    2006
    Springer
    87views Artificial Intelligence» more  ECAI 2006»
    Patch Learning for Incremental Classifier Design
    15 years 10 months ago
    Patch Learning for Incremental Classifier Design
    Download  eprints.pascal-network.org
    We present a learning algorithm for nominal data. It builds a classifier by adding iteratively a simple patch function that modifies the current classifier. Its main advantage lies...
    Rudy Sicard, Thierry Artières, Eric Petit
    claim paper
    Read More »
    CODES
    2001
    IEEE
    76views Software Engineering» more  CODES 2001»
    Minimizing system modification in an incremental design approach
    15 years 10 months ago
    Minimizing system modification in an incremental design approach
    Download  www.ida.liu.se
    Paul Pop, Petru Eles, Traian Pop, Zebo Peng
    claim paper
    Read More »
    ICCAD
    2005
    IEEE
    98views Hardware» more  ICCAD 2005»
    Clustering for processing rate optimization
    16 years 3 months ago
    Clustering for processing rate optimization
    Download  www.eecs.northwestern.edu
    Clustering (or partitioning) is a crucial step between logic synthesis and physical design in the layout of a large scale design. A design verified at the logic synthesis level m...
    Chuan Lin, Jia Wang, Hai Zhou
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.