4922 search results - page 625 / 985 » Internet time out |
201
click to vote
DATE
2009
IEEE
16 years 2 months ago
2009
IEEE
In the field of chip design, hardware module reuse is a standard solution to the increasing complexity of chip architecture and the pressures to reduce time to market. In the abs...
186
click to vote
DATE
2009
IEEE
16 years 2 months ago
2009
IEEE
- In this paper we introduce Priority Based Forced Requeue to decrease worst-case latencies in NoCs offering best effort services. Forced Requeue is to prematurely lift out low pri...
194
click to vote
DATE
2009
IEEE
16 years 2 months ago
2009
IEEE
As the number of cores continues to grow in both digital signal and general purpose processors, tools which perform automatic scheduling from model-based designs are of increasing...
213
click to vote
DSD
2009
IEEE
16 years 2 months ago
2009
IEEE
—As CMOS process technology advances towards 32nm, SoC complexity continuously grows but its dependability significantly decreases. In this paper, a beamforming chip 1 is designe...
216
click to vote
ICAS
2009
IEEE
16 years 2 months ago
2009
IEEE
Abstract—Traditionally, performance has been the most important metrics when evaluating a system. However, in the last decades industry and academia have been paying increasing a...