1307 search results - page 175 / 262 » Low Power Hardware for a High Performance PDA |
183
click to vote
ISCA
2009
IEEE
16 years 1 months ago
2009
IEEE
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
185
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—Recent breakthroughs in circuit and process technology have enabled new usage models for non-volatile memory technologies such as Flash and phase change RAM (PCRAM) in t...
173
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—In this paper a programmable Forward Error Correction (FEC) IP for a DVB-S2 receiver is presented. It is composed of a Low-Density Parity Check (LDPC), a Bose-ChaudhuriH...
144
click to vote
MOBICOM
2006
ACM
16 years 23 days ago
2006
ACM
Significant progress has been made in terrestrial sensor networks to revolutionize sensing and data collection. To bring the concept of long-lived, dense sensor networks to the u...
160
click to vote
ASPDAC
2004
ACM
16 years 8 days ago
2004
ACM
— While essential for high-performance circuit design, the custom nature of datapath components confines their use in only a few microprocessor companies. The reusability of dat...