155 search results - page 18 / 31 » Low Power Techniques for Digital GaAs VLSI |
173
click to vote
ICCD
2001
IEEE
16 years 3 months ago
2001
IEEE
This paper deals with low-energy code generation for a highly optimized digital signal processor designed for mobile communication applications. We present a genetic algorithm bas...
162
click to vote
ISLPED
1997
ACM
15 years 11 months ago
1997
ACM
In this paper we present a methodology and techniques for generating cycle-accurate macro-models for RTlevel power analysis. The proposed macro-model predicts not only...
208
Voted
DAC
2003
ACM
16 years 7 months ago
2003
ACM
Interconnects have been shown to be a dominant source of energy consumption in modern day System-on-Chip (SoC) designs. With a large (and growing) number of electronic systems bei...
154
click to vote
DAC
2006
ACM
16 years 20 days ago
2006
ACM
A hierarchical power distribution methodology that enables more than dozen power domains in a chip and a power management scheme using 20 power domains are described. This method ...
200
Voted
CODES
2008
IEEE
15 years 8 months ago
2008
IEEE
As the importance of multimedia applications in hand-held devices increases, the computational strain and corresponding demand for energy in such devices continues to grow. Portab...