Sciweavers

4396 search results - page 508 / 880
» Measuring the Architecture Design Process
Sort
View
DATE
2010
IEEE
184views Hardware» more  DATE 2010»
16 years 20 days ago
An analytical method for evaluating Network-on-Chip performance
Today, due to the increasing demand for more and more complex applications in the consumer electronic market segment, Systems-on-Chip consist of many processing elements and becom...
Sahar Foroutan, Yvain Thonnart, Richard Hersemeule...
DAC
2009
ACM
16 years 7 days ago
GPU-based parallelization for fast circuit optimization
The progress of GPU (Graphics Processing Unit) technology opens a new avenue for boosting computing power. This work is an attempt to exploit GPU for accelerating VLSI circuit opt...
Yifang Liu, Jiang Hu
LCPC
2009
Springer
16 years 4 days ago
MIMD Interpretation on a GPU
Programming heterogeneous parallel computer systems is notoriously difficult, but MIMD models have proven to be portable across multi-core processors, clusters, and massively paral...
Henry G. Dietz, B. Dalton Young
DATE
2000
IEEE
78views Hardware» more  DATE 2000»
15 years 12 months ago
HW/SW Codesign of an Engine Management System
The design process for an engine management system is presented. The functional specification of the system has been captured using C and C++ as specification languages. The val...
Massimo Baleani, Alberto Ferrari, Alberto L. Sangi...
IUI
1997
ACM
15 years 11 months ago
Providing User Support for Interactive Applications with FUSE
FUSE (Formal User Interface Specification Environment) is an integrated user interface development environment that offers tool-based support for all phases of the interface desig...
Frank Lonczewski