Sciweavers

3202 search results - page 389 / 641
» Memory access scheduling
Sort
View
ISCAS
2008
IEEE
85views Hardware» more  ISCAS 2008»
16 years 1 months ago
Frame-parallel design strategy for high definition B-frame H.264/AVC encoder
High Definition (HD) H.264/AVC video compression is the emerging necessity on nowadays home entertainment environment and so on. However, Although B-frame coding scheme provides ...
Yi-Hau Chen, Tzu-Der Chuang, Yu-Han Chen, Chen-Han...
LCTRTS
2007
Springer
16 years 1 months ago
Hierarchical real-time garbage collection
Memory management is a critical issue for correctness and performance in real-time embedded systems. Recent work on real-time garbage collectors has shown that it is possible to p...
Filip Pizlo, Antony L. Hosking, Jan Vitek
CISC
2005
Springer
120views Cryptology» more  CISC 2005»
16 years 24 days ago
Towards a General RC4-Like Keystream Generator
RC4 was designed in 1987 when 8-bit and 16-bit processors were commercially available. Today, most processors use 32-bit or 64bit words but using original RC4 with 32/64 bits is in...
Guang Gong, Kishan Chand Gupta, Martin Hell, Yassi...
FPL
2003
Springer
100views Hardware» more  FPL 2003»
16 years 14 days ago
Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core
In this paper we present a single-chip FPGA full encryptor/decryptor core design of the AES algorithm. Our design performs all of them, encryption, decryption and key scheduling pr...
Nazar A. Saqib, Francisco Rodríguez-Henr&ia...
GPCE
2003
Springer
16 years 14 days ago
Spidle: A DSL Approach to Specifying Streaming Applications
Multimedia stream processing is a rapidly evolving domain which requires much software development and expects high performance. Developing a streaming application often involves l...
Charles Consel, Hédi Hamdi, Laurent R&eacut...