1992 search results - page 118 / 399 » Memory modeling for system synthesis |
180
click to vote
FSTTCS
2007
Springer
16 years 1 months ago
2007
Springer
We examine a bidirectional Propositional Dynamic Logic (PDL) for message sequence charts (MSCs) extending LTL and TLC− . Every formula is translated into an equivalent communicat...
232
click to vote
SCOPES
2004
Springer
16 years 5 days ago
2004
Springer
Abstract. Synthesis of digital signal processing (DSP) software from dataflow-based formal models is an effective approach for tackling the complexity of modern DSP applications. I...
183
click to vote
EUROSYS
2008
ACM
16 years 3 months ago
2008
ACM
Programs written in type-unsafe languages such as C and C++ incur costly memory errors that result in corrupted data structures, program crashes, and incorrect results. We present...
184
click to vote
APSEC
2008
IEEE
16 years 1 months ago
2008
IEEE
Memory usage analysis is an important problem for resource-constrained mobile devices, especially under mission- or safety-critical circumstances. Program codes running on or bein...
185
click to vote
SAC
2006
ACM
16 years 24 days ago
2006
ACM
In this paper, we present an efficient procedure for building a piecewise linear function approximation of the speed function of a processor with hierarchical memory structure. Th...