Sciweavers

5189 search results - page 670 / 1038
» Modeling architectural patterns using architectural primitiv...
Sort
View
ICCD
2008
IEEE
420views Hardware» more  ICCD 2008»
16 years 4 months ago
Frequency and voltage planning for multi-core processors under thermal constraints
— Clock frequency and transistor density increases have resulted in elevated chip temperatures. In order to meet temperature constraints while still exploiting the performance op...
Michael Kadin, Sherief Reda
FPGA
2007
ACM
124views FPGA» more  FPGA 2007»
16 years 1 months ago
A practical FPGA-based framework for novel CMP research
Chip-multiprocessors are quickly gaining momentum in all segments of computing. However, the practical success of CMPs strongly depends on addressing the difficulty of multithread...
Sewook Wee, Jared Casper, Njuguna Njoroge, Yuriy T...
3DGIS
2006
Springer
16 years 1 months ago
3D Geometries in Spatial DBMS
Database management systems (DBMS) have significantly changed in the last several years. From a system dealing with management of administrative data they have involved to a spati...
Sisi Zlatanova
OOPSLA
2009
Springer
16 years 2 months ago
Parallel programming with object assemblies
We present Chorus, a high-level parallel programming model suitable for irregular, heap-manipulating applications like mesh refinement and epidemic simulations, and JChorus, an i...
Roberto Lublinerman, Swarat Chaudhuri, Pavol Cern&...
CVPR
2011
IEEE
15 years 3 months ago
P2C2: Programmable Pixel Compressive Camera for High Speed Imaging.
We describe an imaging architecture for compressive video sensing termed programmable pixel compressive camera (P2C2). P2C2 allows us to capture fast phenomena at frame rates high...
Dikpal Reddy, Ashok Veeraraghavan