Sciweavers

15782 search results - page 2753 / 3157
» Network Optimization and Control
Sort
View
RSP
2008
IEEE
118views Control Systems» more  RSP 2008»
16 years 1 months ago
Functional DIF for Rapid Prototyping
Dataflow formalisms have provided designers of digital signal processing systems with optimizations and guarantees to arrive at quality prototypes quickly. As system complexity in...
William Plishker, Nimish Sane, Mary Kiemb, Kapil A...
RTAS
2008
IEEE
16 years 1 months ago
Throttling On-Disk Schedulers to Meet Soft-Real-Time Requirements
To achieve better throughput, many hard drive manufacturers use internal queues and scheduling to take advantage of vendor-specific characteristics and knowledge. While this tren...
Mark J. Stanovich, Theodore P. Baker, An-I Andy Wa...
SIES
2008
IEEE
16 years 1 months ago
Performance evaluation of a java chip-multiprocessor
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
Christof Pitter, Martin Schoeberl
SMI
2008
IEEE
101views Image Analysis» more  SMI 2008»
16 years 1 months ago
Fairing wireframes in industrial surface design
Wireframe is a modeling tool widely used in industrial geometric design. The term wireframe refers to two sets of curves, with the property that each curve from one set intersects...
Yu-Kun Lai, Yong-Jin Liu, Yu Zang, Shi-Min Hu
ICC
2007
IEEE
16 years 1 months ago
Power Managed Packet Switching
— High power dissipation in packet switches and routers is fast turning into a key problem, owing to increasing line speeds and decreasing chip sizes. To address this issue, we i...
Aditya Dua, Benjamin Yolken, Nicholas Bambos
« Prev « First page 2753 / 3157 Last » Next »