Sciweavers

17409 search results - page 367 / 3482
» Oblio: Design and Performance
Sort
View
ISCA
2007
IEEE
143views Hardware» more  ISCA 2007»
16 years 1 months ago
Performance pathologies in hardware transactional memory
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously propos...
Jayaram Bobba, Kevin E. Moore, Haris Volos, Luke Y...
165
Voted
ISVLSI
2005
IEEE
97views VLSI» more  ISVLSI 2005»
16 years 1 months ago
A High Performance Hybrid Wave-Pipelined Multiplier
The clock period in conventional pipeline scheme is proportional to the maximum delay while in hybrid wave-pipelining it is proportional to the maximum delay difference. An 8×8-b...
Suryanarayana Tatapudi, José G. Delgado-Fri...
GECCO
2007
Springer
183views Optimization» more  GECCO 2007»
16 years 1 months ago
Screening the parameters affecting heuristic performance
This research screens the tuning parameters of a combinatorial optimization heuristic. Specifically, it presents a Design of Experiments (DOE) approach that uses a Fractional Fac...
Enda Ridge, Daniel Kudenko
HPCA
2000
IEEE
16 years 4 min ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...
EMSOFT
2004
Springer
15 years 11 months ago
Separation of concerns: overhead in modeling and efficient simulation techniques
Separating the description of important aspects of a design such as behavior and architecture, or computation and communication, may yield significant advantages in design time as...
Guang Yang 0004, Alberto L. Sangiovanni-Vincentell...