2 search results - page 1 / 1 » On Modeling and Testing of Lithography Related Open Faults i... |
99
Voted
DATE
2008
IEEE
16 years 27 days ago
2008
IEEE
165
click to vote
VTS
1996
IEEE
15 years 10 months ago
1996
IEEE
In this paper we investigate optimal voltage testing approaches for physically-based faults in CMOS circuits. We describe the general nature of the problem and then focus on two f...