Sciweavers

7288 search results - page 1186 / 1458
» On process rate semantics
Sort
View
FPL
2003
Springer
100views Hardware» more  FPL 2003»
16 years 20 days ago
An Extensible, System-On-Programmable-Chip, Content-Aware Internet Firewall
An extensible firewall has been implemented that performs packet filtering, content scanning, and per-flow queuing of Internet packets at Gigabit/second rates. The firewall use...
John W. Lockwood, Christopher E. Neely, Christophe...
DATE
2010
IEEE
159views Hardware» more  DATE 2010»
16 years 16 days ago
A rapid prototyping system for error-resilient multi-processor systems-on-chip
—Static and dynamic variations, which have negative impact on the reliability of microelectronic systems, increase with smaller CMOS technology. Thus, further downscaling is only...
Matthias May, Norbert Wehn, Abdelmajid Bouajila, J...
156
Voted
APCCAS
2002
IEEE
138views Hardware» more  APCCAS 2002»
16 years 12 days ago
A 2.5-V 10-bit 40-MS/S double sampling pipeline A/D converter
This paper presents a 10-bit pipeline ADC using double sampling technique to achieve a conversion rate of 40 MS/s at 2.5-V supply. The opamps are two-stage with folded-cascode as ...
A. Tamtrakarn, N. Wongkomet
212
Voted
CODES
2002
IEEE
16 years 12 days ago
Communication speed selection for embedded systems with networked voltage-scalable processors
High-speed serial network interfaces are gaining wide use in connecting multiple processors and peripherals in modern embedded systems, thanks to their size advantage and power ef...
Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh
HASE
2002
IEEE
16 years 12 days ago
The Concept and Practice of Software Quality Assurance in Japan in the Global Era
The Japanese computer industry in 1990s was hit with two major shocks at the same time. One shock was the drastic reform of computers and of network. The other shock was from the ...
Katsuyuki Yasuda, Shigeru Yamada
« Prev « First page 1186 / 1458 Last » Next »