Sciweavers

22588 search results - page 4377 / 4518
» On simulation model complexity
Sort
View
CASES
2001
ACM
15 years 10 months ago
A system-on-a-chip lock cache with task preemption support
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
Bilge Saglam Akgul, Jaehwan Lee, Vincent John Moon...
ICDCS
2010
IEEE
15 years 10 months ago
When Transportation Meets Communication: V2P over VANETs
Abstract—Information interaction is a crucial part of modern transportation activities. In this paper, we propose the idea of Vehicle-to-Passenger communication (V2P), which allo...
Nianbo Liu, Ming Liu, Jiannong Cao, Guihai Chen, W...
ICCAD
1997
IEEE
137views Hardware» more  ICCAD 1997»
15 years 10 months ago
Optimization techniques for high-performance digital circuits
The relentless push for high performance in custom digital circuits has led to renewed emphasis on circuit optimization or tuning. The parameters of the optimization are typically...
Chandramouli Visweswariah
ICIP
1995
IEEE
15 years 10 months ago
Error bound for multi-stage synthesis of narrow bandwidth Gabor filters
This paper develops an error bound for narrow bandwidth Gabor filters synthesized using multiple stages. It is shown that the error introduced by approximating narrow bandwidth Ga...
R. Neil Braithwaite, Bir Bhanu
PLDI
1995
ACM
15 years 10 months ago
Unifying Data and Control Transformations for Distributed Shared Memory Machines
We present a unified approach to locality optimization that employs both data and control transformations. Data transformations include changing the array layout in memory. Contr...
Michal Cierniak, Wei Li
« Prev « First page 4377 / 4518 Last » Next »