Sciweavers

4763 search results - page 633 / 953
» On the Execution of Deep Models
Sort
View
PPOPP
2006
ACM
16 years 1 months ago
A case study in top-down performance estimation for a large-scale parallel application
This work presents a general methodology for estimating the performance of an HPC workload when running on a future hardware architecture. Further, it demonstrates the methodology...
Ilya Sharapov, Robert Kroeger, Guy Delamarter, Raz...
ACSC
2005
IEEE
16 years 1 months ago
Auction Based Resource Negotiation in NOMAD
The challenges faced by mobile and distributed applications include the ability to discover and negotiate for the resources required for execution. The NOMAD (Negotiated Object Mo...
Kris Bubendorfer, John H. Hine
CODES
2005
IEEE
16 years 1 months ago
Automatic network generation for system-on-chip communication design
With growing system complexities, system-level communication design is becoming increasingly important and advanced, network-oriented communication architectures become necessary....
Dongwan Shin, Andreas Gerstlauer, Rainer Döme...
IPPS
2005
IEEE
16 years 1 months ago
A Compiler Method for Memory-Conscious Mapping of Applications on Coarse-Grained Reconfigurable Architectures
This paper presents a compiler methodology for memoryaware mapping on 2-Dimensional coarse-grained reconfigurable architectures that aims in improving the mapped applications’ p...
Grigoris Dimitroulakos, Michalis D. Galanis, Costa...
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
16 years 1 months ago
An automated methodology for memory-conscious mapping of DSP applications on coarse-grain reconfigurable arrays
—This paper presents a memory-conscious mapping methodology of computational intensive applications on coarse-grain reconfigurable arrays. By exploiting the inherent abundant amo...
Michalis D. Galanis, Gregory Dimitroulakos, Consta...