20511 search results - page 3753 / 4103 » On the level |
227
click to vote
IPPS
1999
IEEE
15 years 12 months ago
1999
IEEE
In order to extract high levels of performance from modern parallel architectures, the effective management of deep memory hierarchies is very important. While architectural advan...
202
click to vote
IPPS
1999
IEEE
15 years 12 months ago
1999
IEEE
Clusters of workstations have emerged as a popular platform for parallel and distributed computing. Commodity high speed networks which are used to connect workstation clusters pr...
195
click to vote
ISCA
1999
IEEE
15 years 12 months ago
1999
IEEE
Modern compilers must expose sufficient amounts of Instruction-Level Parallelism (ILP) to achieve the promised performance increases of superscalar and VLIW processors. One of the...
191
click to vote
ISCA
1999
IEEE
15 years 12 months ago
1999
IEEE
The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-b...
205
click to vote
RSP
1999
IEEE
15 years 12 months ago
1999
IEEE
Over the past decade, the steady growth rate of FPGA device capacities has enabled the development of multi-FPGA prototyping environments capable of implementing millions of logic...