2020 search results - page 350 / 404 » PAPER - Accelerating parallel evaluations of ROCS |
169
click to vote
ISCA
1994
IEEE
15 years 10 months ago
1994
IEEE
This paper evaluates the tradeoffs involved in the design of the software-extended memory system of Alewife, a multiprocessor architecturethat implements coherentsharedmemorythrou...
189
click to vote
ACSC
2004
IEEE
15 years 10 months ago
2004
IEEE
When modern processors keep increasing the instruction window size and the issue width to exploit more instruction-level parallelism (ILP), the demand of larger physical register ...
169
click to vote
FMICS
2006
Springer
15 years 10 months ago
2006
Springer
Abstract. The design flow of systems-on-a-chip (SoCs) identifies several abstraction levels higher than the Register-Transfer-Level that constitutes the input of the synthesis tool...
159
click to vote
EDBT
2010
ACM
15 years 10 months ago
2010
ACM
Suffix trees are indexing structures that enhance the performance of numerous string processing algorithms. In this paper, we propose cache-conscious suffix tree construction algo...
145
click to vote
ACL
2008
15 years 8 months ago
2008
Paraphrase patterns are useful in paraphrase recognition and generation. In this paper, we present a pivot approach for extracting paraphrase patterns from bilingual parallel corp...