Sciweavers

6004 search results - page 990 / 1201
» Parallelizing query optimization
Sort
View
155
Voted
ICCD
2000
IEEE
80views Hardware» more  ICCD 2000»
15 years 11 months ago
Power-Sensitive Multithreaded Architecture
The power consumption of microprocessors is becoming increasingly important in design decisions, not only in mobile processors, but also now in high-performance processors. Power-...
John S. Seng, Dean M. Tullsen, George Cai
ICML
2000
IEEE
15 years 11 months ago
A Bayesian Framework for Reinforcement Learning
The reinforcement learning problem can be decomposed into two parallel types of inference: (i) estimating the parameters of a model for the underlying process; (ii) determining be...
Malcolm J. A. Strens
178
Voted
SIBGRAPI
1999
IEEE
15 years 11 months ago
Piecewise Trilinear Deformation of Tomographic Models
: In this work we introduce an iterative method that deforms brain models built from tomographic images. The deformation is used for normalization purposes: individual models are d...
Sílvio de Barros Melo
194
Voted
HPCN
1998
Springer
15 years 11 months ago
Scheduling Strategy to improve Response Time for Web Applications
We propose a tunable scheduling strategy that lies between FIFO and shortest- rst, based on the value of a coe cient Alpha. If Alpha is set to zero then this strategy is just FIFO....
Ludmila Cherkasova
239
Voted
ASAP
1996
IEEE
145views Hardware» more  ASAP 1996»
15 years 11 months ago
A Synthesis System For Bus-Based Wavefront Array Architectures
A datapath synthesis system (DPSS) for a bus-based wavefront array architecture, called rDPA (reconfigurable datapath architecture), is presented. An internal data bus to the arra...
Reiner W. Hartenstein, Jürgen Becker, Michael...