30 search results - page 6 / 6 » Pipelined Memory Shared Buffer for VLSI Switches |
189
click to vote
TPDS
2010
15 years 5 months ago
2010
—This paper presents the development and implementation of a multiprocessor system-on-chip solution for fast and real time simulations of complex and nonlinear wheel-rail contact...
156
click to vote
DATE
2003
IEEE
15 years 12 months ago
2003
IEEE
On-chip communication design includes designing software (SW) parts (operating system, device drivers, interrupt service routines, etc.) as well as hardware (HW) parts (on-chip co...
180
click to vote
COMCOM
2002
15 years 6 months ago
2002
Abstract-We propose a new webserver architecture optimized for delivery of large, popular files. Delivery of such files currently pose a scalability problem for conventional conten...
189
click to vote
ICCAD
1995
IEEE
15 years 10 months ago
1995
IEEE
We address the problem of minimizing power consumption in behavioral synthesis of data-dominated circuits. The complex nature of power as a cost function implies that the effects ...
176
click to vote
IPPS
2006
IEEE
16 years 18 days ago
2006
IEEE
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...