Sciweavers

2 search results - page 1 / 1
» Power Analysis Resistant AES Implementation with Instruction...
Sort
View
144
Voted
CHES
2007
Springer
113views Cryptology» more  CHES 2007»
16 years 15 days ago
Power Analysis Resistant AES Implementation with Instruction Set Extensions
Stefan Tillich, Johann Großschädl
VLSID
1999
IEEE
139views VLSI» more  VLSID 1999»
15 years 10 months ago
Processor Modeling for Hardware Software Codesign
In hardware - software codesign paradigm often a performance estimation of the system is needed for hardware - software partitioning. The tremendous growth of application specific...
V. Rajesh, Rajat Moona