214 search results - page 32 / 43 » Quasi-Resonant Interconnects: A Low Power Design Methodology |
185
click to vote
NOCS
2007
IEEE
16 years 29 days ago
2007
IEEE
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...
193
click to vote
ASPDAC
2006
ACM
16 years 20 days ago
2006
ACM
- One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology ta...
149
click to vote
GLVLSI
2005
IEEE
16 years 9 days ago
2005
IEEE
The ever-increasing number of transistors on a chip has resulted in very large scale integration (VLSI) systems whose performance and manufacturing costs are driven by on-chip wir...
177
click to vote
TVLSI
1998
15 years 6 months ago
1998
— Wave pipelining offers a unique combination of high speed, low latency, and moderate power consumption. The construction of wave pipelines is benefited by the use of gates and...
145
click to vote
ISCAS
2008
IEEE
16 years 1 months ago
2008
IEEE
—This paper presents three techniques to reduce the power consumption in ternary content-addressable memories (TCAMs). The first technique is to use newly developed monolithical...