Sciweavers

5762 search results - page 894 / 1153
» R-tree: A Hardware Implementation
Sort
View
EUROSYS
2010
ACM
16 years 10 days ago
NOVA: a microhypervisor-based secure virtualization architecture
The availability of virtualization features in modern CPUs has reinforced the trend of consolidating multiple guest operating systems on top of a hypervisor in order to improve pl...
Udo Steinberg, Bernhard Kauer
EUROMICRO
2002
IEEE
16 years 6 days ago
Performance Tradeoffs for Static Allocation of Zero-Copy Buffers
Internet services like the world-wide web and multimedia applications like News- and Video-on-Demand have become very popular over the last years. Due to the large number of users ...
Pål Halvorsen, Espen Jorde, Karl-André...
ICCAD
2002
IEEE
112views Hardware» more  ICCAD 2002»
16 years 6 days ago
ATPG-based logic synthesis: an overview
The ultimate goal of logic synthesis is to explore implementation flexibility toward meeting design targets, such as area, power, and delay. Traditionally, such flexibility is exp...
Chih-Wei Jim Chang, Malgorzata Marek-Sadowska
IEEEPACT
2002
IEEE
16 years 6 days ago
Using the Compiler to Improve Cache Replacement Decisions
Memory performance is increasingly determining microprocessor performance and technology trends are exacerbating this problem. Most architectures use set-associative caches with L...
Zhenlin Wang, Kathryn S. McKinley, Arnold L. Rosen...
ISMVL
2002
IEEE
113views Hardware» more  ISMVL 2002»
16 years 5 days ago
On the Construction of Multiple-Valued Decision Diagrams
Decision diagrams are the state-of-the-art representation for logic functions, both binary and multiple-valued. Here we consider ways to improve the construction of multiple-value...
D. Michael Miller, Rolf Drechsler