Sciweavers

5762 search results - page 978 / 1153
» R-tree: A Hardware Implementation
Sort
View
170
Voted
ISLPED
2005
ACM
110views Hardware» more  ISLPED 2005»
16 years 18 days ago
Complexity reduction in an nRERL microprocessor
We describe an adiabatic microprocessor implemented with a reversible logic, nRERL [1]. We employed an 8-phase clocked power instead of 6-phase one to reduce the number of buffers...
Seokkee Kim, Soo-Ik Chae
SBCCI
2005
ACM
115views VLSI» more  SBCCI 2005»
16 years 18 days ago
Design of a decompressor engine on a SPARC processor
Code compression, initially conceived as an effective technique to reduce code size in embedded systems, today also brings advantages in terms of performance and energy consumpti...
Richard E. Billo, Rodolfo Azevedo, Guido Araujo, P...
160
Voted
UIST
2005
ACM
16 years 18 days ago
PapierCraft: a command system for interactive paper
Knowledge workers use paper extensively for document reviewing and note-taking due to its versatility and simplicity of use. As users annotate printed documents and gather notes, ...
Chunyuan Liao, François Guimbretière...
183
Voted
VRST
2005
ACM
16 years 18 days ago
A practical system for laser pointer interaction on large displays
Much work has been done on the development of laser pointers as interaction devices. Typically a camera captures images of a display surface and extracts a laser pointer dot locat...
Benjamin A. Ahlborn, David Thompson, Oliver Kreylo...
174
Voted
ATVA
2005
Springer
132views Hardware» more  ATVA 2005»
16 years 18 days ago
Flat Counter Automata Almost Everywhere!
Abstract. This paper argues that flatness appears as a central notion in the verification of counter automata. A counter automaton is called flat when its control graph can be ...
Jérôme Leroux, Grégoire Sutre