Sciweavers

4029 search results - page 523 / 806
» Reconfigurable Systems in Education
Sort
View
ICS
2009
Tsinghua U.
16 years 2 months ago
High-performance CUDA kernel execution on FPGAs
In this work, we propose a new FPGA design flow that combines the CUDA programming model from Nvidia with the state of the art high-level synthesis tool AutoPilot from AutoESL, to...
Alexandros Papakonstantinou, Karthik Gururaj, John...
243
Voted
SASP
2009
IEEE
291views Hardware» more  SASP 2009»
16 years 2 months ago
FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs
— As growing power dissipation and thermal effects disrupted the rising clock frequency trend and threatened to annul Moore’s law, the computing industry has switched its route...
Alexandros Papakonstantinou, Karthik Gururaj, John...
RECONFIG
2008
IEEE
225views VLSI» more  RECONFIG 2008»
16 years 1 months ago
A Hardware Filesystem Implementation for High-Speed Secondary Storage
Platform FPGAs are capable of hosting entire Linuxbased systems including standard peripherals, integrated network interface cards and even disk controllers on a single chip. File...
Ashwin A. Mendon, Ron Sass
ISCAS
2007
IEEE
180views Hardware» more  ISCAS 2007»
16 years 1 months ago
Characterization of a Fault-tolerant NoC Router
— With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip (SoC) and multicore ...
Sumit D. Mediratta, Jeffrey T. Draper
RTCSA
2005
IEEE
16 years 1 months ago
Extending Software Communications Architecture for QoS Support in SDR Signal Processing
The Software Communications Architecture (SCA) defined by Joint Tactical Radio Systems (JTRS) is the de facto standard middleware currently adopted by the Software Defined Radio (...
Jaesoo Lee, Jiyong Park, Seunghyun Han, Seongsoo H...