Sciweavers

6568 search results - page 1085 / 1314
» Reducing the Complexity of Reductions
Sort
View
IEEEPACT
2002
IEEE
16 years 5 days ago
Cost Effective Memory Dependence Prediction using Speculation Levels and Color Sets
Memory dependence prediction allows out-of-order issue processors to achieve high degrees of instruction level parallelism by issuing load instructions at the earliest time withou...
Soner Önder
IPPS
2002
IEEE
16 years 5 days ago
Fast Inductance Extraction of Large VLSI Circuits
Accurate estimation of signal delay is critical to the design and verification of VLSI circuits. At very high frequencies, signal delay in circuits with small feature sizes is do...
Hemant Mahawar, Vivek Sarin, Weiping Shi
IPPS
2002
IEEE
16 years 5 days ago
Compression-Domain Parallel Rendering
Three dimensional triangle mesh is the dominant representation used in parallel rendering of 3D geometric models. However, explosive growth in the complexity of the mesh-based 3D ...
Tulika Mitra, Tzi-cker Chiueh
IPPS
2002
IEEE
16 years 5 days ago
Optimal Remapping in Dynamic Bulk Synchronous Computations via a Stochastic Control Approach
A bulk synchronous computation proceeds in phases that are separated by barrier synchronization. For dynamic bulk synchronous computations that exhibit varying phase-wise computat...
Gang George Yin, Cheng-Zhong Xu, Le Yi Wang
ISCAS
2002
IEEE
111views Hardware» more  ISCAS 2002»
16 years 5 days ago
CASCADE - configurable and scalable DSP environment
As the complexity of embedded systems grows rapidly, it is common to accelerate critical tasks with hardware. Designers usually use off-the-shelf components or licensed IP cores t...
Tay-Jyi Lin, Chein-Wei Jen
« Prev « First page 1085 / 1314 Last » Next »