Sciweavers

6568 search results - page 361 / 1314
» Reducing the Complexity of Reductions
Sort
View
AIPR
2003
IEEE
16 years 27 days ago
Band Selection Using Independent Component Analysis for Hyperspectral Image Processing
Although hyperspectral images provide abundant information about objects, their high dimensionality also substantially increases computational burden. Dimensionality reduction off...
Hongtao Du, Hairong Qi, Xiaoling Wang, Rajeev Rama...
DATE
2003
IEEE
141views Hardware» more  DATE 2003»
16 years 27 days ago
On-chip Stack Based Memory Organization for Low Power Embedded Architectures
This paper presents a on-chip stack based memory organization that effectively reduces the energy dissipation in programmable embedded system architectures. Most embedded systems ...
Mahesh Mamidipaka, Nikil D. Dutt
ASPDAC
2000
ACM
95views Hardware» more  ASPDAC 2000»
15 years 12 months ago
FSM decomposition by direct circuit manipulation applied to low power design
Abstract— Clock-gating techniques are very effective in the reduction of the switching activity in sequential logic circuits. In particular, recent work has shown that significa...
José C. Monteiro, Arlindo L. Oliveira
RTA
1998
Springer
15 years 11 months ago
Decidable and Undecidable Second-Order Unification Problems
There is a close relationship between word unification and second-order unification. This similarity has been exploited for instance for proving decidability of monadic second-orde...
Jordi Levy
ASPDAC
2009
ACM
141views Hardware» more  ASPDAC 2009»
15 years 11 months ago
Adaptive inter-router links for low-power, area-efficient and reliable Network-on-Chip (NoC) architectures
Abstract-- The increasing wire delay constraints in deep submicron VLSI designs have led to the emergence of scalable and modular Network-on-Chip (NoC) architectures. As the power ...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri...