Sciweavers

6568 search results - page 385 / 1314
» Reducing the Complexity of Reductions
Sort
View
HPCA
2002
IEEE
16 years 8 months ago
Loose Loops Sink Chips
This paper explores the concept of micro-architectural loops and discusses their impact on processor pipelines. In particular, we establish the relationship between loose loops an...
Eric Borch, Eric Tune, Srilatha Manne, Joel S. Eme...
ICCD
2005
IEEE
100views Hardware» more  ICCD 2005»
16 years 4 months ago
Power-Efficient Wakeup Tag Broadcast
The dynamic instruction scheduling logic is one of the most critical components of modern superscalar microprocessors, both from the delay and power dissipation standpoints. The d...
Joseph J. Sharkey, Kanad Ghose, Dmitry V. Ponomare...
DATE
2009
IEEE
131views Hardware» more  DATE 2009»
16 years 2 months ago
Communication minimization for in-network processing in body sensor networks: A buffer assignment technique
—Body sensor networks are emerging as a promising platform for healthcare monitoring. These systems are composed of battery-operated embedded devices which process physiological ...
Hassan Ghasemzadeh, Nisha Jain, Marco Sgroi, Roozb...
GLOBECOM
2007
IEEE
16 years 2 months ago
Improving Packet Delivery Performance of BGP During Large-Scale Failures
— The border gateway protocol (BGP) is known to take a long time to converge to a steady state following the failure of BGP routers or inter-router links. This has resulted in ex...
Amit Sahoo, Krishna Kant, Prasant Mohapatra
ISCAS
2007
IEEE
132views Hardware» more  ISCAS 2007»
16 years 1 months ago
Charge Recycling MTCMOS for Low Energy Active/Sleep Mode Transitions
– Multi-threshold voltage CMOS (MTCMOS) has emerged as an increasingly popular technique for reducing the leakage energy consumption of idle circuits. The MTCMOS circuits, howeve...
Zhiyu Liu, Volkan Kursun