Sciweavers

6147 search results - page 1055 / 1230
» Requirements, Architectures and Risks
Sort
View
SOSP
2009
ACM
16 years 3 months ago
Better I/O through byte-addressable, persistent memory
Modern computer systems have been built around the assumption that persistent storage is accessed via a slow, block-based interface. However, new byte-addressable, persistent memo...
Jeremy Condit, Edmund B. Nightingale, Christopher ...
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
16 years 2 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
TEI
2010
ACM
128views Hardware» more  TEI 2010»
16 years 1 months ago
Texturing the "material turn" in interaction design
Advances in the creation of computational materials are transforming our thinking about relations between the physical and digital. In this paper we characterize this transformati...
Erica Robles, Mikael Wiberg
DAC
2009
ACM
16 years 1 months ago
Clock skew optimization via wiresizing for timing sign-off covering all process corners
Manufacturing process variability impacts the performance of synchronous logic circuits by means of its effect on both clock network and functional block delays. Typically, varia...
Sari Onaissi, Khaled R. Heloue, Farid N. Najm
SENSYS
2009
ACM
16 years 1 months ago
The case for a network protocol isolation layer
Network protocols are typically designed and tested individually. In practice, however, applications use multiple protocols concurrently. This discrepancy can lead to failures fro...
Jung Il Choi, Maria A. Kazandjieva, Mayank Jain, P...
« Prev « First page 1055 / 1230 Last » Next »