Sciweavers

6147 search results - page 1058 / 1230
» Requirements, Architectures and Risks
Sort
View
193
Voted
SASP
2008
IEEE
162views Hardware» more  SASP 2008»
16 years 1 months ago
Accelerating Compute-Intensive Applications with GPUs and FPGAs
—Accelerators are special purpose processors designed to speed up compute-intensive sections of applications. Two extreme endpoints in the spectrum of possible accelerators are F...
Shuai Che, Jie Li, Jeremy W. Sheaffer, Kevin Skadr...
220
Voted
AINA
2007
IEEE
16 years 1 months ago
Multi-Stage Real Time Health Monitoring via ZigBee in Smart Homes
We present a framework for a wireless health monitoring system within a smart home using ZigBee technology. Vital signals are collected and processed using a 3-tiered architecture...
S. Dagtas, G. Pekhteryev, Zafer Sahinoglu
244
Voted
GLVLSI
2007
IEEE
211views VLSI» more  GLVLSI 2007»
16 years 1 months ago
Multi-processor operating system emulation framework with thermal feedback for systems-on-chip
Multi-Processor System-On-Chip (MPSoC) can provide the performance levels required by high-end embedded applications. However, they do so at the price of an increasing power densi...
Salvatore Carta, Andrea Acquaviva, Pablo Garcia De...
157
Voted
INFOCOM
2007
IEEE
16 years 1 months ago
A Performance Study of Deployment Factors in Wireless Mesh Networks
Abstract— We present a measurement-parameterized performance study of deployment factors in wireless mesh networks using three performance metrics: client coverage area, backhaul...
Joshua Robinson, Edward W. Knightly
189
Voted
ISCAS
2007
IEEE
94views Hardware» more  ISCAS 2007»
16 years 1 months ago
Fundamental Bounds on Power Reduction during Data-Retention in Standby SRAM
Abstract— We study leakage-power reduction in standby random access memories (SRAMs) during data-retention. An SRAM cell requires a minimum critical supply voltage (DRV) above wh...
Animesh Kumar, Huifang Qin, Prakash Ishwar, Jan M....
« Prev « First page 1058 / 1230 Last » Next »