6147 search results - page 1060 / 1230 » Requirements, Architectures and Risks |
196
Voted
IEEEPACT
2006
IEEE
16 years 1 months ago
2006
IEEE
Packet forwarding is a memory-intensive application requiring multiple accesses through a trie structure. The efficiency of a cache for this application critically depends on the ...
217
click to vote
IPPS
2006
IEEE
16 years 1 months ago
2006
IEEE
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
204
Voted
MICRO
2006
IEEE
16 years 1 months ago
2006
IEEE
We introduce virtually-pipelined memory, an architectural technique that efficiently supports high-bandwidth, uniform latency memory accesses, and high-confidence throughput eve...
201
Voted
ACMSE
2006
ACM
16 years 1 months ago
2006
ACM
Standardized middleware is used to build large distributed real-time and enterprise (DRE) systems. These middleware are highly flexible and support a large number of features sin...
190
Voted
ASPLOS
2006
ACM
16 years 1 months ago
2006
ACM
While the number of transistors on a chip increases exponentially over time, the productivity that can be realized from these systems has not kept pace. To deal with the complexit...