Sciweavers

6147 search results - page 1063 / 1230
» Requirements, Architectures and Risks
Sort
View
301
Voted
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
16 years 18 days ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
WOWMOM
2005
ACM
129views Multimedia» more  WOWMOM 2005»
16 years 18 days ago
The Wireless Hierarchical Token Bucket: A Channel Aware Scheduler for 802.11 Networks
The paper proposes an architecture for a scheduling algorithm, to be integrated in IEEE 802.11 Access Points (AP), able to take into account, besides the transport service class r...
Rosario Giuseppe Garroppo, Stefano Giordano, Stefa...
221
Voted
DEXA
2005
Springer
148views Database» more  DEXA 2005»
16 years 17 days ago
XG: A Data-Driven Computation Grid for Enterprise-Scale Mining
In this paper we introduce a novel architecture for data processing, based on a functional fusion between a data and a computation layer. We show how such an architecture can be le...
Radu Sion, Ramesh Natarajan, Inderpal Narang, Wen-...
193
Voted
EMSOFT
2005
Springer
16 years 17 days ago
Deeply embedded XML communication: towards an interoperable and seamless world
Current consumer electronics devices do not interoperate and are hard to use. Devices use proprietary, device-specific and inflexible protocols. Resources across device classes, s...
Johannes Helander
ASPLOS
2004
ACM
16 years 14 days ago
Continual flow pipelines
Increased integration in the form of multiple processor cores on a single die, relatively constant die sizes, shrinking power envelopes, and emerging applications create a new cha...
Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkar...
« Prev « First page 1063 / 1230 Last » Next »