6147 search results - page 234 / 1230 » Requirements, Architectures and Risks |
158
click to vote
FPL
2008
Springer
15 years 8 months ago
2008
Springer
The effectiveness of implementing bit-stream signal processing (BSSP) multiplier circuits in FPGAs, in terms of hardware resources and clock frequency, is presented. In particular...
203
click to vote
PERCOM
2005
ACM
16 years 6 months ago
2005
ACM
We present the design goals and functional components of MASTAQ, a data management middleware for pervasive applications that utilize sensor data. MASTAQ allows applications to sp...
159
click to vote
ICCD
2003
IEEE
16 years 4 months ago
2003
IEEE
The VLIW processors with static instruction scheduling and thus deterministic execution times are very suitable for highperformance real-time DSP applications. But the two major w...
187
click to vote
ACSD
2009
IEEE
16 years 2 months ago
2009
IEEE
The SpiNNaker project aims to develop parallel computer systems with more than a million embedded processors. The goal of the project is to support largescale simulations of syste...
174
click to vote
ICDAR
2009
IEEE
16 years 1 months ago
2009
IEEE
Table analysis is a complex problem, involving searching solutions from a large search space. Studies show that finding the most credible answers to complex problems often requir...