6147 search results - page 271 / 1230 » Requirements, Architectures and Risks |
191
click to vote
ACSAC
2010
IEEE
15 years 5 months ago
2010
IEEE
New security architectures are difficult to prototype and test at the design stage. Fine-grained monitoring of the interactions between hardware, the operating system, and applica...
214
click to vote
FCCM
2009
IEEE
15 years 5 months ago
2009
IEEE
We propose a pipelined field-merge architecture for memory-efficient and high-throughput large-scale string matching (LSSM). Our proposed architecture partitions the (8-bit) charac...
322
click to vote
BWCCA
2010
15 years 2 months ago
2010
Network-on-Chip (NoC) architectures provide a good way of realizing efficient interconnections and largely alleviate the limitations of bus-based solutions. NoC has emerged as a so...
263
click to vote
ASAP
2011
IEEE
2011
IEEE
High-throughput Contention-Free concurrent interleaver architecture for multi-standard turbo decoder
14 years 7 months ago
—To meet the higher data rate requirement of emerging wireless communication technology, numerous parallel turbo decoder architectures have been developed. However, the interleav...
186
click to vote
ESORICS
2009
Springer
16 years 7 months ago
2009
Springer
Digital identity credentials are a key enabler for important online services, but widespread theft and misuse of such credentials poses serious risks for users. We believe that an ...