Sciweavers

6147 search results - page 965 / 1230
» Requirements, Architectures and Risks
Sort
View
ITC
2003
IEEE
149views Hardware» more  ITC 2003»
16 years 16 days ago
BIST for Xilinx 4000 and Spartan Series FPGAs: A Case Study
Abstract: We discuss the development of Built-In SelfTest (BIST) configurations that test all of the programmable logic and interconnect resources in the core of Xilinx 4000E, 4000...
Charles E. Stroud, Keshia N. Leach, Thomas A. Slau...
MICRO
2003
IEEE
99views Hardware» more  MICRO 2003»
16 years 16 days ago
Power-driven Design of Router Microarchitectures in On-chip Networks
As demand for bandwidth increases in systems-on-a-chip and chip multiprocessors, networks are fast replacing buses and dedicated wires as the pervasive interconnect fabric for on-...
Hangsheng Wang, Li-Shiuan Peh, Sharad Malik
SBACPAD
2003
IEEE
103views Hardware» more  SBACPAD 2003»
16 years 16 days ago
Profiling and Optimization of Software-Based Network-Analysis Applications
A large set of tools for network monitoring and accounting, security, traffic analysis and prediction — more broadly, for network operation and management — require direct and...
Loris Degioanni, Mario Baldi, Fulvio Risso, Gianlu...
SSDBM
2003
IEEE
105views Database» more  SSDBM 2003»
16 years 16 days ago
Development of an Informatics Tool for Crystallography Laboratory Administrators
With increased demand for storage of scientific data comes a corresponding demand for efficient retrieval mechanisms necessary for analytical and reporting purposes. As is often...
Leah Sandvoss, Dennis P. Groth
CASES
2003
ACM
16 years 15 days ago
Reducing code size with echo instructions
In an embedded system, the cost of storing a program onchip can be as high as the cost of a microprocessor. Compressing an application’s code to reduce the amount of memory requ...
Jeremy Lau, Stefan Schoenmackers, Timothy Sherwood...