Sciweavers

6147 search results - page 995 / 1230
» Requirements, Architectures and Risks
Sort
View
ISHPC
2000
Springer
15 years 10 months ago
Loop Termination Prediction
Deeply pipelined high performance processors require highly accurate branch prediction to drive their instruction fetch. However there remains a class of events which are not easi...
Timothy Sherwood, Brad Calder
LCPC
2000
Springer
15 years 10 months ago
SmartApps: An Application Centric Approach to High Performance Computing
State-of-the-art run-time systems are a poor match to diverse, dynamic distributed applications because they are designed to provide support to a wide variety of applications, with...
Lawrence Rauchwerger, Nancy M. Amato, Josep Torrel...
PACS
2000
Springer
121views Hardware» more  PACS 2000»
15 years 10 months ago
Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power
Reducing the supply voltage to reduce dynamic power consumption in CMOS devices, inadvertently will lead to an exponential increase in leakage power dissipation. In this work we ex...
Stefanos Kaxiras, Zhigang Hu, Girija J. Narlikar, ...
PACS
2000
Springer
99views Hardware» more  PACS 2000»
15 years 10 months ago
Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors
Power dissipation is a major concern not only for portable systems, but also for high-performance systems. In the past, energy consumption and processor heating was reduced mainly...
Roberto Maro, Yu Bai, R. Iris Bahar
DEXA
1997
Springer
179views Database» more  DEXA 1997»
15 years 10 months ago
Linking Object-Oriented Conceptual Modeling with Object-Oriented Implementation in Java
Nowadays, if we want to obtain a sound and correct final software product it is very important to be able to properly join modern OO programming environments, which are built for ...
Oscar Pastor, Emilio Insfrán, Vicente Pelec...