2778 search results - page 427 / 556 » Reuse Technique in Hardware Design |
158
click to vote
DFT
1998
IEEE
15 years 11 months ago
1998
IEEE
We present the results of hardware experiments designed to determine the relative contribution of CMOS coupling mechanisms to off-path signal variations caused by common types of ...
166
Voted
LATIN
1998
Springer
15 years 11 months ago
1998
Springer
We study the performance of packet routing on arrays (or meshes) with bounded buffers in the routing switches, assuming that new packets are continuously inserted at all the nodes....
160
Voted
VLSID
1993
IEEE
15 years 11 months ago
1993
IEEE
An area-eficzent systolic architecture for realtime, programmable-coeBcient jinite impulse response (FIR)filters is presented. A technique called pipelined clustering is introduce...
207
click to vote
CCL
1994
Springer
15 years 11 months ago
1994
Springer
Abstract: This paper describes the application of CLP (constraint logic programming) to several digital circuit design problems. It is shown that logic programming together with ef...
176
Voted
DEXA
2004
Springer
15 years 10 months ago
2004
Springer
As their field of application has evolved and matured, the importance of verifying knowledge-based systems is now widely recognized. Nevertheless, some problems have remained. In t...