Sciweavers

2778 search results - page 445 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
2006
IEEE
82views Hardware» more  DATE 2006»
16 years 28 days ago
Performance analysis of greedy shapers in real-time systems
— Traffic shaping is a well-known technique in the area of networking and is proven to reduce global buffer requirements and end-to-end delays in networked systems. Due to these...
Ernesto Wandeler, Alexander Maxiaguine, Lothar Thi...
DATE
2006
IEEE
115views Hardware» more  DATE 2006»
16 years 28 days ago
Management of complex automotive communication networks
Automakers are still facing an increasing complexity in vehicle requirements with regard to their EE systems. This complexity is not only caused by innovations, which are being pr...
Thomas Weber
FCCM
2006
IEEE
144views VLSI» more  FCCM 2006»
16 years 28 days ago
Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA
In this paper, we investigate a combination of two techniques — instruction coding and instruction re-ordering — for optimizing energy in embedded processor control. We presen...
Robert G. Dimond, Oskar Mencer, Wayne Luk
ICECCS
2006
IEEE
90views Hardware» more  ICECCS 2006»
16 years 28 days ago
A Type System for the Relational Calculus of Object Systems
Being a successful technique in software practice, Object Orientation (OO) is a hot topic in academic research fields. Among many formalisms, rCOS, a refinement calculus of obje...
Liang Zhao, Xiangpeng Zhao, Quan Long, Zongyan Qiu
IOLTS
2006
IEEE
101views Hardware» more  IOLTS 2006»
16 years 27 days ago
Delay Fault Localization in Test-Per-Scan BIST Using Built-In Delay Sensor
— Delay failures are becoming a dominant failure mechanism in nanometer technologies. Diagnosis of such failures is important to ensure yield and robustness of the design. Howeve...
Swaroop Ghosh, Swarup Bhunia, Arijit Raychowdhury,...