Sciweavers

2778 search results - page 446 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
2005
IEEE
119views Hardware» more  DATE 2005»
16 years 15 days ago
Functional Validation of System Level Static Scheduling
Increase in system level modeling has given rise to a need for efficient functional validation of models above cycle accurate level. This paper presents a technique for comparing...
Samar Abdi, Daniel D. Gajski
DATE
2005
IEEE
121views Hardware» more  DATE 2005»
16 years 15 days ago
C Compiler Retargeting Based on Instruction Semantics Models
Efficient architecture exploration and design of application specific instruction-set processors (ASIPs) requires retargetable software development tools, in particular C compil...
Jianjiang Ceng, Manuel Hohenauer, Rainer Leupers, ...
DATE
2005
IEEE
155views Hardware» more  DATE 2005»
16 years 15 days ago
Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing
Fueled by an unprecedented desire for convenience and self-service, consumers are embracing embedded technology solutions that enhance their mobile lifestyles. Consequently, we wi...
Mahmut T. Kandemir, Feihui Li, Guilin Chen, Guangy...
DATE
2005
IEEE
105views Hardware» more  DATE 2005»
16 years 15 days ago
An Improved Multi-Level Framework for Force-Directed Placement
One of the greatest impediments to achieving high quality placements using force-directed methods lies in the large amount of overlap initially present in these techniques. This o...
Kristofer Vorwerk, Andrew A. Kennings
DATE
2005
IEEE
158views Hardware» more  DATE 2005»
16 years 15 days ago
Scheduling of Soft Real-Time Systems for Context-Aware Applications
Context-aware applications pose new challenges, including a need for new computational models, uncertainty management, and efficient optimization under uncertainty. Uncertainty c...
Jennifer L. Wong, Weiping Liao, Fei Li, Lei He, Mi...