Sciweavers

30240 search results - page 93 / 6048
» Robust System Design
Sort
View
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
16 years 3 months ago
Statistical based link insertion for robust clock network design
We present a statistical based non-tree clock distribution construction algorithm that starts with a tree and incrementally insert cross links, such that the skew variation of the...
Wai-Ching Douglas Lam, J. Jam, Cheng-Kok Koh, Venk...
DAC
1999
ACM
15 years 11 months ago
Robust Techniques for Watermarking Sequential Circuit Designs
We present a methodology for the watermarking of synchronous sequential circuits that makes it possible to identify the authorship of designs by imposing a digital watermark on th...
Arlindo L. Oliveira
GECCO
2005
Springer
104views Optimization» more  GECCO 2005»
16 years 5 days ago
MOEA design of robust digital symbol sets
Optimal constellation design is important in military digital communications for Quadrature Amplitude Modulation (QAM). Optimization realizes a reduced probability of bit error (P...
Richard O. Day, Abel S. Nunez, Gary B. Lamont
SOSP
2005
ACM
16 years 3 months ago
IRON file systems
Commodity file systems trust disks to either work or fail completely, yet modern disks exhibit more complex failure modes. We suggest a new fail-partial failure model for disks, ...
Vijayan Prabhakaran, Lakshmi N. Bairavasundaram, N...
VTS
2005
IEEE
116views Hardware» more  VTS 2005»
16 years 7 days ago
Closed-Form Simulation and Robustness Models for SEU-Tolerant Design
— A closed-form model for simulation and analysis of voltage transients caused by single-event upsets (SEUs) in logic circuits is described. A linear RC model, derived using a SP...
Kartik Mohanram