4747 search results - page 116 / 950 » Shuffle Memory System |
172
click to vote
EMNLP
2011
14 years 6 months ago
2011
We exploit sketch techniques, especially the Count-Min sketch, a memory, and time efficient framework which approximates the frequency of a word pair in the corpus without explic...
155
click to vote
ISCA
1997
IEEE
15 years 10 months ago
1997
IEEE
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
194
click to vote
CC
2008
Springer
15 years 8 months ago
2008
Springer
Heterogeneous multi-core and streaming architectures such as the GPU, Cell, ClearSpeed, and Imagine processors have better power/ performance ratios and memory bandwidth than tradi...
179
click to vote
WOMPAT
2001
Springer
15 years 11 months ago
2001
Springer
In contrast to the common belief that OpenMP requires data-parallel extensions to scale well on architectures with non-uniform memory access latency, recent work has shown that it ...
180
click to vote
OSDI
2008
ACM
16 years 7 months ago
2008
ACM
Memory bandwidth is a scarce resource in multicore systems. Scheduling has a dramatic impact on the delay introduced by memory contention, but also on the effectiveness of frequen...