3507 search results - page 392 / 702 » Slicing for architectural analysis |
206
click to vote
DAC
2005
ACM
15 years 9 months ago
2005
ACM
A physical yet compact gate delay model is developed integrating short-channel effects and the Alpha-power law based timing model. This analytical approach accurately predicts bot...
225
Voted
ERSA
2007
15 years 9 months ago
2007
- Even though state-of-the-art FPGAs present new opportunities in exploring low-cost high-performance architectures for floating-point scientific applications, they also pose serio...
211
click to vote
GEOINFO
2003
15 years 9 months ago
2003
The integration among DW, OLAP and GIS has been given considerable attention in recent years by many researchers and industrial corporations. This may be a result of: 1) DW/OLAP ca...
179
click to vote
DAC
2010
ACM
15 years 7 months ago
2010
ACM
We study diagnosis of segments on speedpaths that fail the timing constraint at the post-silicon stage due to manufacturing variations. We propose a formal procedure that is appli...
183
click to vote
CPHYSICS
2008
15 years 7 months ago
2008
Given the resurgent attractiveness of single-instruction-multiple-data (SIMD) processing, it is important for high-performance computing applications to be SIMD-capable. The Hartr...