Sciweavers

3507 search results - page 460 / 702
» Slicing for architectural analysis
Sort
View
VLSID
2004
IEEE
135views VLSI» more  VLSID 2004»
16 years 7 months ago
Design of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing
Abstract--A novel input and output biasing circuit to extend the input common mode (CM) voltage range and the output swing to rail-to-rail in a low voltage op-amp in standard CMOS ...
S. V. Gopalaiah, A. P. Shivaprasad, Sukanta K. Pan...
VLSID
2002
IEEE
130views VLSI» more  VLSID 2002»
16 years 7 months ago
Using Randomized Rounding to Satisfy Timing Constraints of Real-Time Preemptive Tasks
In preemptive real-time systems, a tighter estimate of the Worst Case Response Time(WCRT) of the tasks can be obtained if the layout of the tasks in memory is included in the esti...
Anupam Datta, Sidharth Choudhury, Anupam Basu
VLSID
2002
IEEE
152views VLSI» more  VLSID 2002»
16 years 7 months ago
Verification of an Industrial CC-NUMA Server
Directed test program-based verification or formal verification methods are usually quite ineffective on large cachecoherent, non-uniform memory access (CC-NUMA) multiprocessors b...
Rajarshi Mukherjee, Yozo Nakayama, Toshiya Mima
HPCA
2006
IEEE
16 years 7 months ago
Understanding the performance-temperature interactions in disk I/O of server workloads
This paper describes the first infrastructure for integrated studies of the performance and thermal behavior of storage systems. Using microbenchmarks running on this infrastructu...
Youngjae Kim, Sudhanva Gurumurthi, Anand Sivasubra...
HPCA
2001
IEEE
16 years 7 months ago
Performance of Hardware Compressed Main Memory
A new memory subsystem called Memory Expansion Technology (MXT) has been built for compressing main memory contents. MXT effectively doubles the physically available memory. This ...
Bülent Abali, Dan E. Poff, Hubertus Franke, T...