3507 search results - page 544 / 702 » Slicing for architectural analysis |
168
click to vote
DAC
2002
ACM
16 years 8 months ago
2002
ACM
In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is be...
180
click to vote
DAC
2002
ACM
16 years 8 months ago
2002
ACM
The major concerns in state-of-the-art model reduction algorithms are: achieving accurate models of sufficiently small size, numerically stable and efficient generation of the mod...
182
click to vote
DAC
2002
ACM
16 years 8 months ago
2002
ACM
Rapid approximation of the transient response of high-speed global interconnects is needed to estimate the time delay, crosstalk, and overshoot in a GSI multilevel wiring network....
186
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous designs, this requires retiming and pipel...
157
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
Cyclic circuits that do not hold state or oscillate are often the most convenient representation for certain functions, such as arbiters, and can easily be produced inadvertently ...