Sciweavers

2498 search results - page 267 / 500
» Software Fault Tolerance
Sort
View
WOSP
2010
ACM
16 years 2 months ago
A page fault equation for dynamic heap sizing
For garbage-collected applications, dynamically-allocated objects are contained in a heap. Programmer productivity improves significantly if there is a garbage collector to autom...
Y. C. Tay, X. R. Zong
ICSM
2007
IEEE
16 years 1 months ago
Fault Detection Probability Analysis for Coverage-Based Test Suite Reduction
Test suite reduction seeks to reduce the number of test cases in a test suite while retaining a high percentage of the original suite’s fault detection effectiveness. Most appro...
Scott McMaster, Atif M. Memon
COMPSAC
2008
IEEE
16 years 1 months ago
Implicit Social Network Model for Predicting and Tracking the Location of Faults
— In software testing and maintenance activities, the observed faults and bugs are reported in bug report managing systems (BRMS) for further analysis and repair. According to th...
Ing-Xiang Chen, Cheng-Zen Yang, Ting-Kun Lu, Hojun...
ISCA
2007
IEEE
130views Hardware» more  ISCA 2007»
16 years 1 months ago
Dynamic prediction of architectural vulnerability from microarchitectural state
Transient faults due to particle strikes are a key challenge in microprocessor design. Driven by exponentially increasing transistor counts, per-chip faults are a growing burden. ...
Kristen R. Walcott, Greg Humphreys, Sudhanva Gurum...
EDCC
2008
Springer
15 years 9 months ago
A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR
The ongoing technological advances in the semiconductor industry make Multi-Processor System-on-a-Chips (MPSoCs) more attractive, because uniprocessor solutions do not scale satis...
Roman Obermaisser, Hubert Kraut, Christian El Sall...