Sciweavers

1942 search results - page 371 / 389
» Speeding Up XTR
Sort
View
CODES
2004
IEEE
15 years 10 months ago
Fast exploration of bus-based on-chip communication architectures
As a result of improvements in process technology, more and more components are being integrated into a single System-on-Chip (SoC) design. Communication between these components ...
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
COOPIS
2004
IEEE
15 years 10 months ago
Automatic Initiation of an Ontology
We report on an a set of experiments carried out in the context of the Flemish OntoBasis project. Our purpose is to extract semantic relations from text corpora in an unsupervised ...
Marie-Laure Reinberger, Peter Spyns, A. Johannes P...
FCCM
2004
IEEE
130views VLSI» more  FCCM 2004»
15 years 10 months ago
Hyperreconfigurable Architectures for Fast Run Time Reconfiguration
Dynamically reconfigurable architectures or systems are able to reconfigure their function and/or structure to suit changing needs of a computation during run time. The increasing...
Sebastian Lange, Martin Middendorf
FCCM
2004
IEEE
118views VLSI» more  FCCM 2004»
15 years 10 months ago
Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor
Reconfigurable System-on-Chip (SoC) platforms that incorporate hard-core processors surrounded by large amounts of FPGA are today commodities: the reconfigurable logic is often us...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
197
Voted
FGR
2004
IEEE
132views Biometrics» more  FGR 2004»
15 years 10 months ago
Expand Training Set for Face Detection by GA Re-sampling
Data collection for both training and testing a classifier is a tedious but essential step towards face detection and recognition. All of the statistical methods suffer from this ...
Jie Chen, Xilin Chen, Wen Gao