Sciweavers

10156 search results - page 1817 / 2032
» Step by Step to Histories
Sort
View
ISCA
2000
IEEE
107views Hardware» more  ISCA 2000»
15 years 11 months ago
A fully associative software-managed cache design
As DRAM access latencies approach a thousand instructionexecution times and on-chip caches grow to multiple megabytes, it is not clear that conventional cache structures continue ...
Erik G. Hallnor, Steven K. Reinhardt
IV
2000
IEEE
107views Visualization» more  IV 2000»
15 years 11 months ago
Ideograms in Polyscopic Modeling
“addiction” is defined as a pattern (abstract relationship). Such definition allows us to look in a new way at a number of cultural issues including the values, the lifestyl...
Dino Karabeg
KBSE
2000
IEEE
15 years 11 months ago
A Comparison of Questionnaire-Based and GUI-Based Requirements Gathering
: Software development includes gathering information about tasks, work practices and design options from users. Traditionally requirements gathering takes two forms. Interviews an...
J. Michael Moore, Frank M. Shipman III
RTAS
2000
IEEE
15 years 11 months ago
Evaluating Policies and Mechanisms for Supporting Embedded, Real-Time Applications with CORBA 3.0
To be an effective platform for performance-sensitive realtime systems, commercial-off-the-shelf (COTS) distributed object computing (DOC) middleware must support application qual...
Carlos O'Ryan, Douglas C. Schmidt, Fred Kuhns, Mar...
VLSID
2000
IEEE
90views VLSI» more  VLSID 2000»
15 years 11 months ago
Performance Analysis of Systems with Multi-Channel Communication Architectures
This paper presents a novel system performance analysis technique to support the design of custom communication architectures for System-on-Chip ICs. Our technique fills a gap in...
Kanishka Lahiri, Sujit Dey, Anand Raghunathan
« Prev « First page 1817 / 2032 Last » Next »