Sciweavers

5159 search results - page 206 / 1032
» Structural Testing of Executables
Sort
View
VTS
2008
IEEE
104views Hardware» more  VTS 2008»
16 years 1 months ago
Signature Rollback - A Technique for Testing Robust Circuits
Dealing with static and dynamic parameter variations has become a major challenge for design and test. To avoid unnecessary yield loss and to ensure reliable system operation a ro...
Uranmandakh Amgalan, Christian Hachmann, Sybille H...
239
Voted
AOSE
2007
Springer
16 years 1 months ago
A Goal-Oriented Software Testing Methodology
Abstract. Agent-Oriented Software Engineering (AOSE) methodologies are proposed to develop complex distributed systems based upon the agent paradigm. The natural implementation for...
Duy Cu Nguyen, Anna Perini, Paolo Tonella
DATE
1999
IEEE
76views Hardware» more  DATE 1999»
15 years 11 months ago
Testing the Configurable Interconnect/Logic Interface of SRAM-Based FPGA's
The objective of this paper is to define a minimum number of configurations for testing the configurable modules that interface the global interconnect and the logic cells of SRAM...
Michel Renovell, Jean Michel Portal, Joan Figueras...
ICCAD
1995
IEEE
94views Hardware» more  ICCAD 1995»
15 years 10 months ago
Test register insertion with minimum hardware cost
Implementing a built-in self-test by a "test per clock" scheme offers advantages concerning fault coverage, detection of delay faults, and test application time. Such a ...
Albrecht P. Stroele, Hans-Joachim Wunderlich
173
Voted
DFT
2009
IEEE
189views VLSI» more  DFT 2009»
16 years 1 months ago
Analyzing Formal Verification and Testing Efforts of Different Fault Tolerance Mechanisms
Pre-fabrication design verification and post-fabrication chip testing are two important stages in the product realization process. These two stages consume a large part of resourc...
Meng Zhang, Anita Lungu, Daniel J. Sorin