5159 search results - page 214 / 1032 » Structural Testing of Executables |
174
Voted
ASPDAC
2004
ACM
16 years 13 days ago
2004
ACM
- Under manufacturing process variation, a path through a fault site is called longest for delay test if there exists a process condition under which the path has the maximum delay...
182
click to vote
ICDM
2002
IEEE
15 years 12 months ago
2002
IEEE
Segmentation is a popular technique for discovering structure in time series data. We address the largely open problem of estimating the number of segments that can be reliably di...
215
Voted
TCAD
2002
15 years 6 months ago
2002
As IC densities are increasing, cluster-based FPGA architectures are becoming the architecture of choice for major FPGA manufacturers. A cluster-based architecture is one in which...
204
Voted
CCECE
2011
IEEE
14 years 7 months ago
2011
IEEE
We present a readily portable, memory-efficient performance test system (PTS) for Tasers. The proposed PTS has been developped for the most widely used Conducted Energy Weapons (...
171
Voted
GD
2003
Springer
16 years 7 days ago
2003
Springer
A graph with an ordered k-partition of the vertices is radial level planar if there is a strictly outward drawing on k concentric levels without crossings. Radial level planarity ...